Lightweight Hardware Design and Implementations of ZUC-256 Stream Cipher on FPGA
CSTR:
Author:
Affiliation:

1.Beijing Institute of Satellite Information Engineering, Beijing 100086, China;2.College of Electronic and Information Engineering/College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics, Nanjing 211106, China

Clc Number:

TN918

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    ZUC-256 is a stream cipher developed in China for 5G communication and post-quantum, which mainly includes the ZUC-256 stream cipher and the integrity algorithm (EIA3). This paper designs two kinds of hardware structures of ZUC-256 stream cipher and an EIA3 algorithm structure based on ZUC-256. And then the designed structures are implemented based on PFGA, and their performance is compared. Comparison results show that: The two new ZUC-256 designs reach a throughput of 6.72 Gb/s, which is 45.24% faster than the current ZUC-256 design, and they uses fewer resources than the previous ZUC-128 design, reducing the area by 38.48% and 30.90%, respectively. And the EIA3 algorithm based on ZUC-256 can complete encryption of 128 bit data within 0.71 μs.

    Reference
    Related
    Cited by
Get Citation

LI Mu, CUI Yijun, NI Ziying, WANG Chenghua, LIU Weiqiang. Lightweight Hardware Design and Implementations of ZUC-256 Stream Cipher on FPGA[J].,2022,37(3):695-702.

Copy
Related Videos

Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:January 20,2022
  • Revised:March 22,2022
  • Adopted:
  • Online: May 25,2022
  • Published:
Article QR Code